| Code: A-09/C-03/T-03 |
Subject: ANALOG & DIGITAL ELECTRONICS
|
||
| Time: 3 Hours |
Max. Marks: 100
|
||
| NOTE: There are 11 Questions in all. | |||
|
|||
|
Q.1
|
Choose the correct or best alternative in the following: |
(2x8)
|
|
|
a.
|
The pole zero pattern of a certain filter is shown in Fig. below. The filter must be | ||
| (A) low pass. (B) high pass. (C) all pass. (D) band pass |
![]() |
||
|
b.
|
For the logic circuit shown in Fig. below, the output y is equal to | ||
| (A) (B) (C) (D) |
![]() |
||
|
c.
|
2's complement representation of 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is | ||
| (A) 0. | (B) 1. | ||
| (C) 32,767. | (D) 65,535. | ||
|
d.
|
A pulse train with a frequency of 1 MHz is counted using a module 1024 ripple counter built with JK flipflops. For proper operation of the counter, the maximum propagation delay per flipflop stage is | ||
| (A) 0.1 |
(B) 10 |
||
| (C) 1 |
(D) 0.01 |
||
|
e.
|
The output voltage for the following circuit is | ||
| (A) 6V. (B) 4V. (C) 5V. (D) 3V. |
![]() |
||
|
1
|
|||